


www.laptop-schematics.com


www.laptop-schematics.com


www.laptop-schematics.com

www.technisi-indonesia.com


SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
J59 BLOCK DIAGRAM			
 Apple Inc.		DRAWING NUMBER	051-8774
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 110
		SHEET	2 OF 48


DCDCBBAA



SYMC MASTER=MASTER		SYMC DATE=N/A	
PAGE TITLE			
BOM Configuration & Misc			
	Apple Inc.		DRAWING NUMBER 051-8774
			SIZE D
			REVISION C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 4 OF 110	
		SHEET 4 OF 48	




PAGE TITLE		PAGE NUMBER	
DC POWER IN		051-8774	
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		6 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		5 OF 48	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			












PAGE TITLE		SYNC MASTER=MASTER		SYNC DATE=N/A	
CAMERA/ALS		DRAWING NUMBER		SIZE	
Apple Inc.		051-8774		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		C.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		12 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		10 OF 48	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					






AUDIO SIGNAL PROCESSOR
APN 33783285



GND CONNECTIONS WERE ADDED TO ADDRESS EMI CONCERNS ON K59


PAGE TITLE		
SIGMA DSP		
Apple Inc.	DRAWING NUMBER	051-8774
	REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE		16 OF 110
SHEET		14 OF 48



LEFT SPEAKER AMP
APN 353S2042
GAIN = 7.36 V/V (+17.33 DB)
FC = ~774 HZ (TWEETER), ~12 HZ (WOOFER)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0698	155S0554		L1700	
155S0698	155S0554		L1701	
155S0698	155S0554		L1702	
155S0698	155S0554		L1703	

LEFT SPEAKER AMP

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-8774

REVISION
C.0.0


BRANCH


PAGE
17 OF 110


SHEET
15 OF 48

APN 353S2042
GAIN = 7.36 V/V (+17.33 DB)
FC = ~774 HZ (TWEETER), ~12 HZ (WOOFER)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0698	155S0554		L1800	
155S0698	155S0554		L1801	
155S0698	155S0554		L1802	
155S0698	155S0554		L1803	



PAGE TITLE			
RIGHT SPEAKER AMP			
	Apple Inc.		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER	SIZE
		051-8774	D
		REVISION	
		C.0.0	
		BRANCH	
		PAGE	
		18 OF 110	
		SHEET	
		16 OF 48	




SUBWOOFER SPEAKER AMP


APN 353S2042

GAIN = 7.36 V/V (+17.33 DB)


FC = ~12 HZ


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0698	155S0554		L1900	
155S0698	155S0554		L1901	

PAGE TITLE			
SUBWOOFER SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	051-8774
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	19 OF 110
		SHEET	17 OF 48





FIXME!!! 3-PIN VERSION NOT RELEASED IN AGILE?
ROW, ROW, ROW YOUR BOAT, GENTLY DOWN THE STREAM.
HA HA, FOOLED YOU, I'M A SUBMARINE.

PAGE TITLE		
AUDIO CONNECTORS		
 Apple Inc.	DRAWING NUMBER	051-8774
	REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	20 OF 110	
SHEET	18 OF 48	



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE		DRAWING NUMBER	
POWER SW CONTROL		051-8774	
Apple Inc.		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		23 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		19 OF 48	
IV ALL RIGHTS RESERVED			





D

C

B

A


D

C

B

A

8 7 6 5 4 3 2 1



PCI_GEN_SEL	SRC_OUTPUTS
0	Gen 1
1	Gen 2

PCI_SEL	PIN 65
0	24.576MHz
1	33MHz


GCLK_SEL	PIN 5	PIN 6
0	DOT_96+	DOT_96-
1	27M	27M w/SS

FS_C	FS_B	FS_A	CPU MHz
0	0	0	266.6
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	X	X	RSVD

- CPU CLKs Unused
- Frequency strapped to 133MHz for lowest lowest power. CPU_STOP* must be enabled via I2C to stop CPU_x outputs.
- Unused 100MHz (no CLKREQ#)
- PCIe x4 Slot 100MHz
- Unused 100MHz (no CLKREQ#)
- T29 Primary 100MHz
- PCI Bridge 100MHz
- Caesar-IV PCIe 100MHz
- T29 Secondary 100MHz
- Unused 100MHz (no CLKREQ#)
- FireWire PCIe 100MHz
- SATA 100MHz
- PS161 27MHz Non-Spread
- Unused 27MHz Spread


System 25MHz Clock Generator

GreenClk 25MHz Power
Ethernet XTAL Power
T29S XTAL Power
T29P XTAL Power



SYNC MASTER=T29_D		SYNC DATE=03/17/2013	
PAGE TITLE		PAGE	
T29 Clocking		DRAWING NUMBER	
Apple Inc.		051-8774	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		22 OF 48	


8 7 6 5 4 3 2 1





CAESAR IV 1.2V INT.VR CMPTS

CAESAR IV POWER ENABLE CIRCUIT

CAESAR IV ACTIVITY LED



SYNC MASTER=K62		SYNC DATE=09/16/2010	
PAGE TITLE			
CAESAR IV SUPPORT			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-8774	D	
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		25 OF 48	
IV ALL RIGHTS RESERVED			



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PPIV2_S3_ENET_PHY.
If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
Special Star routing needed on these pins. Decoupling on Pg 37.

281mA (1000base-T max power, Caesar IV)
26 25 7 =PP3V3 S3 ENET PHY FET

=PPIV2_S3_ENET_PHY 25
396mA (1000base-T, Caesar II)

R3942 IS A LEAKAGE PATH, SO RESISTOR
VALUE IS SMALL.
20 =PP3V3 S3 ENET PHY


Must isolate from PCIe WAKE# if PHY
is powered-down in S3/S5. Standard
N-channel FET isolation suggested.
If PHY is always powered then alias
=ENET_WAKE_L to PCIe_WAKE_L.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config
info as well as code for Bonjour proxy.
Avoids need for EFI to program at startup.
(Required ROM size 1 Mbit)

NOTE: Pull-down on SO plus internal pull-ups on
other 3 SPI pins configures ENET for the
Atmel AT45DB011D (1Mbit) ROM. If a different
ROM is used then the straps must change.
NOTE: ENETM requires SI pull-down instead of SO.

OMIT_TABLE
U3990
BCM57761A0KMLG
QFN

SYNC MASTER=TONY		SYNC DATE=10/01/2010	
PAGE TITLE			
ETHERNET PHY (CAESAR IV)			
 Apple Inc.		DRAWING NUMBER	051-8774
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	39 OF 110
		SHEET	26 OF 48
		SIZE	D

D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6



5


4


3

2


1




SYNC MASTER=K62		SYNC DATE=09/16/2010	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	051-8774
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	40 OF 110
		SHEET	27 OF 48




FW643 1.0V GENERATION



FW643 GUID ROM




1394 PHY DATA/STROBE OPTIONS



THERE ARE THREE FIREWIRE PORTS, BUT ONLY ONE IS USED. NO STUFF MEANS THAT IT IS IN BILINGUAL MODE PULL-UPS ASSERT/ENABLE DATA STROBE ONLY MODE, FW643 HAS INTERNAL 100K PULL-DOWNS, ONLY PULL-UPS NECESSARY.

Termination
Place close to FireWire PHY





2ND & 3RD TPA/TPB PAIR UNUSED


FW_P1_TPBIAS	=	NC_FW_PORT1_TPBIAS
FW_P1_TPA_P	=	NC_FW_PORT1_TPA_P
FW_P1_TPA_N	=	NC_FW_PORT1_TPA_N
FW_P1_TPB_P	=	NC_FW_PORT1_TPB_P
FW_P1_TPB_N	=	NC_FW_PORT1_TPB_N
FW_P2_TPBIAS	=	NC_FW_PORT2_TPBIAS
FW_P2_TPA_P	=	NC_FW_PORT2_TPA_P
FW_P2_TPA_N	=	NC_FW_PORT2_TPA_N
FW_P2_TPB_P	=	NC_FW_PORT2_TPB_P
FW_P2_TPB_N	=	NC_FW_PORT2_TPB_N


NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS


SYNC MASTER=K62		SYNC DATE=09/23/2010	
PAGE TITLE			
FireWire: 1394B MISC			
DRAWING NUMBER		SIZE	
051-8774		D	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		42 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 48	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K62		SYNC DATE=09/23/2010	
PAGE TITLE			
FIREWIRE CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8774
		SIZE	D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	43 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K59		SYNC DATE=11/01/2010	
PAGE TITLE			
USB 7-PORT HUB		DRAWING NUMBER	SHEET
 Apple Inc.		051-8774	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		C.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	31 OF 48
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





D

C

B

A

D



C


B

A

MCU Pull-ups/downs

T29 host/device has 10K pull-up on LSX_R2P.
Dual-plug cable has cross-over for P2R/R2P.
Device micro (U5000) senses pull-up to detect host. Cable may be powered-off until host pull-up is detected.
P2R = Plug to Receptacle
R2P = Receptacle to Plug



SYNC MASTER=T29 D		SYNC DATE=03/17/2013	
PAGE TITLE			
Tethered Cable MCU			
	DRAWING NUMBER		SHEET
	051-8774	D	
Apple Inc.		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		50 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		34 OF 48	
IV ALL RIGHTS RESERVED			

D

C

B

A


D

C

B


A

LPC I2C CONNECTIONS




PLACE ALL PROBE POINTS ON TOP SIDE

T29 IC I2C Connections



PLACE ALL I2C PROBE POINTS ON TOP SIDE

T29 MCU I2C CONNECTIONS



B117 PLUG CDRS (POR)

FAR DP ML<2>/T29 LINK 1 - (WRITE: 0X4A READ: 0X4B)
NEAR DP ML<2>/T29 LINK 1 - (WRITE: 0X4C READ: 0X4D)
B117 I2C ROM - (WRITE: 0XA0 READ: 0XA1)


PAGE TITLE		PAGE NUMBER	
J59 & T29 SMBUS CONNECTIONS		051-8774	
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		52 OF 110	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		35 OF 48	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:	
- =PPVIN_SW_T29BST	(8-13V Boost Input)
- =PP15V_T29_REG	(15V Boost Output)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
T29BST - Stuffs 15V boost regulator







5V_S3/3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$






PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
37680927	1	PWMCS0200C	Q7760	CRITICAL	
37680928	1	PWMCS014000C	Q7761	CRITICAL	



SYMC MASTER-MASTER		SYMC DATE-REV	
PAGE TITLE			
5V/3.3V SUPPLY			
 Apple Inc.		DRAWING NUMBER	051-8774
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	77 OF 110
		SHEET	39 OF 48

T29 / Device Rails

Power Goods



SYNC MASTER=T29_D SYNC DATE=09/30/2010

PAGE TITLE: Power: Enables & PGOODS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: 051-8774	SIZE: D
REVISION: C.0.0	BRANCH:
PAGE: 79 OF 110	SHEET: 40 OF 48

D

C

B

A


D

C


B


A


Cable 3.3V Power Switch



Tethered (Thunderbolt-Only) Cable Connector



SYNC MASTER=T29 D		SYNC DATE=03/17/2013	
PAGE TITLE			
Tethered Cable Connector			
	Apple Inc.	DRAWING NUMBER	051-8774
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	90 OF 110
		SHEET	41 OF 48




T29 A High-Speed Signals

T29 signals are
P/N-swapped after AC
caps to improve layout.

Port A MCU

SYNC MASTER=T29 D		SYNC DATE=11/01/2010	
PAGE TITLE		PAGE	
T29 A PORT MICROCONTROLLER		DRAWING NUMBER	051-8774
Apple Inc.		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	93 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	42 OF 48
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PCI-Express Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_85D	*	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF
PCIEG2_85D	*	N	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF
PCIEG2_85D	TOP_BOTTOM	Y	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF	=85 OHM DIFF
CLK_PCIE_90D	*	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE	*	=3X DIELECTRIC	?
PCIEG2	*	=3X DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
I2C_55SE	*	=55 OHM SE	=55 OHM SE	=55 OHM SE	=55 OHM SE	0 1MM	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
I2C	*	=2x DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
T29_SPI_55S	*	=55 OHM SE	=55 OHM SE	=55 OHM SE	=55 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
T29_SPI	*	=2x DIELECTRIC	?

T29/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
T29DP_90D	*	N	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF
T29DP_90D	TOP_BOTTOM	Y	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
T29DP	*	=5x DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

DP CONNECTOR SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DP_90D	*	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	*	=4 1 SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	TOP_BOTTOM	=4 1 SPACING	?

T29 Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE				
	PHYSICAL	SPACING			
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_P	23	23
PCIE_CLK100M_T29	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_T29_N	23	23
	I2C_55SE	I2C	I2C_T29_SCL	23	35
	I2C_55SE	I2C	I2C_T29_SDA	23	35
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK	23	
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29_SPI_MOSI	23	
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI_MISO	23	
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI_CS_L	23	
	T29DP_90D	T29DP	T29_R2D_C_P<3..0>	23	42
	T29DP_90D	T29DP	T29_R2D_C_N<3..0>	23	42
	T29DP_90D	T29DP	T29_D2R_P<3..0>	23	42
	T29DP_90D	T29DP	T29_D2R_N<3..0>	23	42
T29_R2D0	T29DP_90D	T29DP	T29_R2D_P<0>	42	43
T29_R2D0	T29DP_90D	T29DP	T29_R2D_N<0>	42	43
T29_R2D1	T29DP_90D	T29DP	T29_R2D_P<1>	42	43
T29_R2D1	T29DP_90D	T29DP	T29_R2D_N<1>	42	43
	T29DP_90D	T29DP	T29_R2D_C_F_P<1..0>	42	
	T29DP_90D	T29DP	T29_R2D_C_F_N<1..0>	42	
T29_D2R0	T29DP_90D	T29DP	T29_D2R_C_P<0>	42	43
T29_D2R0	T29DP_90D	T29DP	T29_D2R_C_N<0>	42	43
T29_D2R1	T29DP_90D	T29DP	T29_D2R_C_P<1>	42	43
T29_D2R1	T29DP_90D	T29DP	T29_D2R_C_N<1>	42	43
	DP_90D	DISPLAYPORT	T29DPA_ML_P<1>	42	43
	DP_90D	DISPLAYPORT	T29DPA_ML_N<1>	42	43
USB2_90D	USB2		T29_A_RSVD_P	42	43
USB2_90D	USB2		T29_A_RSVD_N	42	43
	T29DP_90D	T29DP	T29_R2C_P<1..0>	41	
	T29DP_90D	T29DP	T29_R2C_N<1..0>	41	
T29_R2C0	T29DP_90D	T29DP	T29_R2C_C_P<0>	23	41
T29_R2C0	T29DP_90D	T29DP	T29_R2C_C_N<0>	23	41
T29_R2C1	T29DP_90D	T29DP	T29_R2C_C_P<1>	23	41
T29_R2C1	T29DP_90D	T29DP	T29_R2C_C_N<1>	23	41
T29_C2R0	T29DP_90D	T29DP	T29_C2R_P<0>	23	41
T29_C2R0	T29DP_90D	T29DP	T29_C2R_N<0>	23	41
T29_C2R1	T29DP_90D	T29DP	T29_C2R_P<1>	23	41
T29_C2R1	T29DP_90D	T29DP	T29_C2R_N<1>	23	41
	T29DP_90D	T29DP	T29_C2R_C_P<1..0>	41	
	T29DP_90D	T29DP	T29_C2R_C_N<1..0>	41	

INTERNAL PANEL PROPERTIES

		NET TYPE	
ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING	

SYNC MASTER=TONY

SYNC DATE=11/17/2010

CONSTRAINTS: T29

Apple Inc.

051-8774

D

REVISION

C.0.0

BRANCH

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

100 OF 110

SHEET

44 OF 48

Temp Sensor Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TMFNS PAIR	*	55 OHM SE	=55 OHM SE	=55 OHM SE	20MM	0 25MM	0 10MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TMPNS	*	=2x DIELECTRIC	?

Temp Sensor Net Properties

ELECTRICAL CONSTRAINT SET		NET TYPE		
	PHYSICAL	SPACING		
TDX0	TDRSNS DATE	TDRSNS	DX1 P	8
TDX1	TDRSNS DATE	TDRSNS	DX1 N	8
TDX2	TDRSNS DATE	TDRSNS	TDX1 P	8 48
TDX3	TDRSNS DATE	TDRSNS	TDX1 N	8 48
TDX4	TDRSNS DATE	TDRSNS	DX2 P	8
TDX5	TDRSNS DATE	TDRSNS	DX2 N	8
TDX6	TDRSNS DATE	TDRSNS	TDX2 P	8 48
TDX7	TDRSNS DATE	TDRSNS	TDX2 N	8 48

Temp sensor routes

AUDIO CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIODIFF	*	y	0 6 MM	0 2 MM	10 MM	0 2 MM	0 2 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	0.2 MM	?

AUDIO NET PROPERTIES

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
REQD	AUTODRIVE	AUDIO	AUD LTWT N	1.5
REQD	AUTODRIVE	AUDIO	AUD LTWT P	1.5
REQD	AUTODRIVE	AUDIO	AUD LWFR N	1.5
REQD	AUTODRIVE	AUDIO	AUD LWFR P	1.5
REQD	AUTODRIVE	AUDIO	AUD RTWT N	1.5
REQD	AUTODRIVE	AUDIO	AUD RTWT P	1.6
REQD	AUTODRIVE	AUDIO	AUD RWFR N	1.6
REQD	AUTODRIVE	AUDIO	AUD RWFR P	1.6
REQD	AUTODRIVE	AUDIO	AUD SUB N	1.7
REQD	AUTODRIVE	AUDIO	AUD SUB P	1.7

SPEAKER NET PROPERTIES

ELECTRICAL CONSTRAINT SET		MCP TYPE		
		PHYSICAL	SPACING	
SPKRAMP	LTWT_OUT_N	AUDIO00EEF	AUDIO	15.18 48
SPKRAMP	LTWT_OUT_P	AUDIO00EEF	AUDIO	15.18 48
SPKRAMP	LMFR_OUT_N	AUDIO00EEF	AUDIO	15.18 48
SPKRAMP	LMFR_OUT_P	AUDIO00EEF	AUDIO	15.18 48
SPKRAMP	RTWT_OUT_N	AUDIO00EEF	AUDIO	16.18 48
SPKRAMP	RTWT_OUT_P	AUDIO00EEF	AUDIO	16.18 48
SPKRAMP	RWFR_OUT_N	AUDIO00EEF	AUDIO	16.18 48
SPKRAMP	RWFR_OUT_P	AUDIO00EEF	AUDIO	16.18 48
SPKRAMP	SUB_OUT_N	AUDIO00EEF	AUDIO	17.18 48
SPKRAMP	SUB_OUT_P	AUDIO00EEF	AUDIO	17.18 48







I2C Net Properties


ELECTRICAL CONSTRAINT SET		PHYSICAL	SPACING	NET TYPE	
		12C 550E	12C	I2C LPCREM SDA	20 21
		12C 550E	12C	I2C LPCREM SCL	20 21
		12C 550E	12C	DPC SDA FC	21 48
		12C 550E	12C	DPC SCL FC	21 48
		12C 550E	12C	SDA FC	21 48
		12C 550E	12C	SCL FC	21 48
		12C 550E	12C	SDA SWREM	21
		12C 550E	12C	SCL SWREM	21
		12C 550E	12C	I2C DP628 SDA	35
		12C 550E	12C	I2C DP628 SCL	35
		12C 550E	12C	I2C LPCLOC SDA	20 35
		12C 550E	12C	I2C LPCLOC SCL	20 35
		12C 550E	12C	I2C FALS SDA	10
		12C 550E	12C	I2C FALS SCL	10
		12C 550E	12C	I2C LPC1 SDA	35
		12C 550E	12C	I2C LPC1 SCL	35
		12C 550E	12C	I2C ALS SCL	35 48
		12C 550E	12C	I2C ALS SDA	35 48
		12C 550E	12C	I2C USBHOST SCL	35
		12C 550E	12C	I2C USBHOST SDA	35
		12C 550E	12C	ADAV4601 I2C SDA	14
		12C 550E	12C	ADAV4601 I2C SCL	14
		12C 550E	12C	I2C SDA	12 14 18
		12C 550E	12C	I2C SCL	12 14 18
		12C 550E	12C	AUD 161 I2C SDA	12
		12C 550E	12C	AUD 161 I2C SCL	12
		12C 550E	12C	I2C MCU SCL	34 35 42
		12C 550E	12C	I2C MCU SDA	34 35 42


I2C pairs from LPC

Audio I2C pairs

MicroCtrlr Net Properties

NET TYPE		
ELECTRICAL CONSTRAINT SET	PHYSICAL	SPACING
	MICRODCLT 55SE	MICRODCLT
		ADC_STR0 V 9 20
	MICRODCLT 55SE	MICRODCLT
		ADC_STR1 V 9 20
	MICRODCLT 55SE	MICRODCLT
		ADC_STR2 V 9 20
	MICRODCLT 55SE	MICRODCLT
		DAC_OUT 9 20
	MICRODCLT 55SE	MICRODCLT
		ADC_USB5V 20 33
	MICRODCLT 55SE	MICRODCLT
		P5VP3V3_VREF 9 39

SYNC MASTER=TONY		SYNC DATE=11/17/2010	
PAGE TITLE			
CONSTRAINTS: AUDIO & MISC			
	Apple Inc.		DRAWING NUMBER 051-8774
			SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 103 OF 110	
		SHEET 45 OF 48	



Ethernet MDI Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET MDI 100D	*	100 OHM DIFF	=100 OHM DIFF	=100 OHM DIFF	=100 OHM DIFF	=100 OHM DIFF	=100 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

PCie Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
PCIE ENET R2D P	PCIE 85D	PCIE	PCIE ENET R2D P	26
PCIE ENET R2D N	PCIE 85D	PCIE	PCIE ENET R2D N	26
PCIE ENET R2D C P	PCIE 85D	PCIE	PCIE ENET R2D C P	7 26
PCIE ENET R2D C N	PCIE 85D	PCIE	PCIE ENET R2D C N	7 26
PCIE ENET D2R P	PCIE 85D	PCIE	PCIE ENET D2R P	7 26
PCIE ENET D2R N	PCIE 85D	PCIE	PCIE ENET D2R N	7 26
PCIE ENET D2R C P	PCIE 85D	PCIE	PCIE ENET D2R C P	26
PCIE ENET D2R C N	PCIE 85D	PCIE	PCIE ENET D2R C N	26
PCIE CLK100M ENET P	CLK PCIE 80D	CLK PCIE	PCIE CLK100M ENET P	22 26
PCIE CLK100M ENET N	CLK PCIE 80D	CLK PCIE	PCIE CLK100M ENET N	22 26

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW 110D	*	110 OHM DIFF	=110 OHM DIFF	=110 OHM DIFF	=110 OHM DIFF	=110 OHM DIFF	=110 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW TP	*	=3 1 SPACING	?

FIREWIRE PCIE NET PROPERTIES

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
PCIE FW R2D P	PCIE 85D	PCIE	PCIE FW R2D P	28
PCIE FW R2D N	PCIE 85D	PCIE	PCIE FW R2D N	28
PCIE FW R2D C P	PCIE 85D	PCIE	PCIE FW R2D C P	7 28
PCIE FW R2D C N	PCIE 85D	PCIE	PCIE FW R2D C N	7 28
PCIE FW D2R P	PCIE 85D	PCIE	PCIE FW D2R P	7 28
PCIE FW D2R N	PCIE 85D	PCIE	PCIE FW D2R N	7 28
PCIE FW D2R C P	PCIE 85D	PCIE	PCIE FW D2R C P	28
PCIE FW D2R C N	PCIE 85D	PCIE	PCIE FW D2R C N	28
PCIE CLK100M FW P	CLK PCIE 90D	CLK PCIE	PCIE CLK100M FW P	20 28
PCIE CLK100M FW N	CLK PCIE 90D	CLK PCIE	PCIE CLK100M FW N	22 28

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2 90D	*	90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF	=90 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4 1 SPACING	?

USB PCIE NET PROPERTIES

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
PCIE USB D2R C P	PCIE92 85D	PCIE92	PCIE USB D2R C P	32
PCIE USB D2R C N	PCIE92 85D	PCIE92	PCIE USB D2R C N	32
PCIE USB R2D P	PCIE92 85D	PCIE92	PCIE USB R2D P	32
PCIE USB R2D N	PCIE92 85D	PCIE92	PCIE USB R2D N	32
PCIE USB R2D C P	PCIE92 85D	PCIE92	PCIE USB R2D C P	7 32
PCIE USB R2D C N	PCIE92 85D	PCIE92	PCIE USB R2D C N	7 32
PCIE USB D2R P	PCIE92 85D	PCIE92	PCIE USB D2R P	7 32
PCIE USB D2R N	PCIE92 85D	PCIE92	PCIE USB D2R N	7 32
PCIE CLK100M USB P	CLK PCIE 90D	CLK PCIE	PCIE CLK100M USB P	7 32
PCIE CLK100M USB N	CLK PCIE 90D	CLK PCIE	PCIE CLK100M USB N	7 32
PCIE CLK100M USB C P	CLK PCIE 90D	CLK PCIE	PCIE CLK100M USB C P	32
PCIE CLK100M USB C N	CLK PCIE 90D	CLK PCIE	PCIE CLK100M USB C N	32

Ethernet MDI Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
ENET MDI	ENET MDI 100D	ENET MDI	ENETCONN MDI P<3..0>	26 27
ENET MDI	ENET MDI 100D	ENET MDI	ENETCONN MDI N<3..0>	26 27
ENET MDI	ENET MDI 100D	ENET MDI	ENETCONN MDI T P<3..0>	27
ENET MDI	ENET MDI 100D	ENET MDI	ENETCONN MDI T N<3..0>	27

FireWire Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
FW PORT0 TPA P	FW 110D	FW 110	FW PORT0 TPA P	29 30
FW PORT0 TPA N	FW 110D	FW 110	FW PORT0 TPA N	29 30
FW PORT0 TPB P	FW 110D	FW 110	FW PORT0 TPB P	29 30
FW PORT0 TPB N	FW 110D	FW 110	FW PORT0 TPB N	29 30

USB Net Properties

ELECTRICAL CONSTRAINT SET	NET TYPE			
	PHYSICAL	SPACING		
USB HUB UP DP	USB2 90D	USB2	USB HUB UP DP	31
USB HUB UP DM	USB2 90D	USB2	USB HUB UP DM	31
USB DEV DP	USB2 90D	USB2	USB DEV DP	31
USB DEV DM	USB2 90D	USB2	USB DEV DM	31
USB DEV F DP	USB2 90D	USB2	USB DEV F DP	31
USB DEV F DM	USB2 90D	USB2	USB DEV F DM	31
USB HOST DP	USB2 90D	USB2	USB HOST DP	31 32
USB HOST DM	USB2 90D	USB2	USB HOST DM	31 32
USBDN1 H1 DP	USB2 90D	USB2	USBDN1 H1 DP	31 33
USBDN1 H1 DM	USB2 90D	USB2	USBDN1 H1 DM	31 33
USBDN2 H1 DP	USB2 90D	USB2	USBDN2 H1 DP	31 33
USBDN2 H1 DM	USB2 90D	USB2	USBDN2 H1 DM	31 33
USBDN3 H1 DP	USB2 90D	USB2	USBDN3 H1 DP	31 33
USBDN3 H1 DM	USB2 90D	USB2	USBDN3 H1 DM	31 33
USB UC DP	USB2 90D	USB2	USB UC DP	20 31
USB UC DM	USB2 90D	USB2	USB UC DM	20 31
USB AUDIO DP	USB2 90D	USB2	USB AUDIO DP	11 31
USB AUDIO DM	USB2 90D	USB2	USB AUDIO DM	11 31
USB CAMERA DP	USB2 90D	USB2	USB CAMERA DP	10 31
USB CAMERA DM	USB2 90D	USB2	USB CAMERA DM	10 31
CAM DP	USB2 90D	USB2	CAM DP	10 48
CAM DM	USB2 90D	USB2	CAM DM	10 48
AUD 161 USB DP	USB2 90D	USB2	AUD 161 USB DP	12
AUD 161 USB DM	USB2 90D	USB2	AUD 161 USB DM	12
DM1	USB2 90D	USB2	DM1	33
DP1	USB2 90D	USB2	DP1	33
DM2	USB2 90D	USB2	DM2	33
DP2	USB2 90D	USB2	DP2	33
DM3	USB2 90D	USB2	DM3	33
DP3	USB2 90D	USB2	DP3	33

8	7	6	5	4	3	2	1
T29 Dr.B-Specific Physical & Spacing Constraints							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP ISL2 ISL3 ISL4 ISL5 ISL6 ISL7 BOTTOM				NO TYPE		MM	15 7
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55 OHM SE	=55 OHM SE	6 35 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55 OHM SE	*	Y	0 076 MM	0 076 MM	=STANDARD	=STANDARD	=STANDARD
55 OHM SE	TOP BOTTOM	Y	0 085 MM	0 085 MM			

FUNCTIONAL TEST POINTS

NC AND NO_TEST NETS

FLIP SIDE PCI BRIDGE AND USB CONTROLLER MOUNTING AND ROUTING MAKES TEST VIRTUALLY IMPOSSIBLE

J1013 ODD FAN

8	TEST	FAN0_PWR	FUNC TEST=TRUE
8	TEST	FAN_TACH0	FUNC TEST=TRUE
19	TEST	FPI2V_FAN_FET	FUNC TEST=TRUE
MIN ALLOWED TPS=3			
3 GROUND TESTPOINTS NEAR J1013			

J1115 BLC CONNECTOR

9	TEST	STR0_+	FUNC TEST=TRUE
9	TEST	STR0_-	FUNC TEST=TRUE
9	TEST	STR0C	FUNC TEST=TRUE
9	TEST	STR1_+	FUNC TEST=TRUE
9	TEST	STR1_-	FUNC TEST=TRUE
9	TEST	STR1C	FUNC TEST=TRUE
9	TEST	STR2_+	FUNC TEST=TRUE
9	TEST	STR2_-	FUNC TEST=TRUE
9	TEST	STR2C	FUNC TEST=TRUE
2 GROUND TESTPOINTS NEAR J1013			

J1204 USB CAMERA

10	TEST	DP5V_CAM_ELT	FUNC TEST=TRUE
MIN ALLOWED TPS=1			
46	TEST	CAM_DM	FUNC TEST=TRUE
46	TEST	CAM_DP	FUNC TEST=TRUE
45	TEST	I2C_ALS_SCL	FUNC TEST=TRUE
45	TEST	I2C_ALS_SDA	FUNC TEST=TRUE
4 GROUND TESTPOINTS NEAR J1204			

J2007 MICROPHONE

18	TEST	AUD_MIC_IN_N_CONN	FUNC TEST=TRUE
18	TEST	GND_AUD_MIC_CONN	FUNC TEST=TRUE
18	TEST	AUD_MIC_IN_P_CONN	FUNC TEST=TRUE
2 GROUND TESTPOINTS NEAR J2007			

J2003 AUDIO LEFT SPEAKER

45	18	18	TEST	SPKRAMP_LWFR_OUT_P	FUNC TEST=TRUE
45	18	18	TEST	SPKRAMP_LWFR_OUT_N	FUNC TEST=TRUE
45	18	18	TEST	SPKRAMP_LTWI_OUT_P	FUNC TEST=TRUE
45	18	18	TEST	SPKRAMP_LTWI_OUT_N	FUNC TEST=TRUE

J2004 AUDIO RIGHT SPEAKER

45	18	18	TEST	SPKRAMP_RWFR_OUT_P	FUNC TEST=TRUE
45	18	18	TEST	SPKRAMP_RWFR_OUT_N	FUNC TEST=TRUE
45	18	18	TEST	SPKRAMP_RTWI_OUT_P	FUNC TEST=TRUE
45	18	18	TEST	SPKRAMP_RTWI_OUT_N	FUNC TEST=TRUE

J2005 AUDIO SUBWOOFER

45	18	17	16	15	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	0
																		1	

J1011 BLOWER TEMP SENSOR

45	8	TEST	TDX1_N	FUNC TEST=TRUE
45	8	TEST	TDX1_P	FUNC TEST=TRUE
2 GROUND TESTPOINTS NEAR J1011				

J1012 PSU TEMP SENSOR

45	8	TEST	TDX2_N	FUNC TEST=TRUE
45	8	TEST	TDX2_P	FUNC TEST=TRUE
2 GROUND TESTPOINTS NEAR J1012				

J2726 PANEL POWER

21	TEST	PP12V_PANEL_FC	FUNC TEST=TRUE
MIN ALLOWED TPS=4			
4 GROUND TESTPOINTS NEAR J2726			

J2725 INTERNAL DP PANEL

44	21	7	DP INT ML P<3..0>	FUNC TEST=TRUE
44	21	7	DP INT ML N<3..0>	FUNC TEST=TRUE
44	21	7	DP INT AUXCH P	FUNC TEST=TRUE
44	21	7	DP INT AUXCH N	FUNC TEST=TRUE
45	21	DDC SCL FC	FUNC TEST=TRUE	
45	21	DDC SDA FC	FUNC TEST=TRUE	
45	21	SCL FC	FUNC TEST=TRUE	
45	21	SDA FC	FUNC TEST=TRUE	
21	AUDIO ON FC	FUNC TEST=TRUE		
21	AUDIO MUTE FC L	FUNC TEST=TRUE		
21	I2S SCLK FC	FUNC TEST=TRUE		
21	I2S WS FC	FUNC TEST=TRUE		
21	I2S SD0 FC	FUNC TEST=TRUE		
21	DP_PWR_UP FC	FUNC TEST=TRUE		
21	INT FC L	FUNC TEST=TRUE		
21	DP INT HPD FC	FUNC TEST=TRUE		
21	VIDEO ON FC	FUNC TEST=TRUE		
21	VSYNC FC	FUNC TEST=TRUE		
17 GROUND TESTPOINTS NEAR J2725				

GND

26 TDS

MIN ALLOWED TPS=6

TP_PCIBR_WAKE_L	==	NC_PCIBR_WAKE_L
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_EBCLK	==	NC_PEX8112_EBCLK
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_EBRDDATA	==	NC_PEX8112_EBRDDATA
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_EBRDATA	==	NC_PEX8112_EBRDATA
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_GPIO0	==	NC_PEX8112_GPIO0
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_GPIO1	==	NC_PEX8112_GPIO1
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_GPIO2	==	NC_PEX8112_GPIO2
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_GPIO3	==	NC_PEX8112_GPIO3
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_PWR_OK	==	NC_PEX8112_PWR_OK
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_BAR0ENB_L	==	NC_PEX8112_BAR0ENB_L
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_PCLKO62SEL_L	==	NC_PEX8112_PCLKO62SEL_L
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_PMEOUT_L	==	NC_PEX8112_PMEOUT_L
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_GNT1_L	==	NC_PEX8112_GNT1_L
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_GNT2_L	==	NC_PEX8112_GNT2_L
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_GNT3_L	==	NC_PEX8112_GNT3_L
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_PEX8112_PCLK0	==	NC_PEX8112_PCLK0
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_SMI_L	==	NC_NECUSB_SMI_L
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_PPON1	==	NC_NECUSB_PPON1
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_PPON2	==	NC_NECUSB_PPON2
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_PPON3	==	NC_NECUSB_PPON3
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_SRCLK	==	NC_NECUSB_SRCLK
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_SRPTA	==	NC_NECUSB_SRPTA
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_SRMOD	==	NC_NECUSB_SRMOD
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_TESTEN	==	NC_NECUSB_TESTEN
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_TEST3	==	NC_NECUSB_TEST3
MAKE BASE=TRUE		
NO TEST=TRUE		

TP_NECUSB_TEST4	==	NC_NECUSB_TEST4
MAKE BASE=TRUE		
NO TEST=TRUE		

PCI_AD<31..0>	NO TEST=TRUE
---------------	--------------

PCI_CBE<1..3..0>	NO TEST=TRUE
------------------	--------------

PCI_PAR	NO TEST=TRUE
---------	--------------

PCI_FRAME_L	NO TEST=TRUE
-------------	--------------

PCI_IRDY_L	NO TEST=TRUE
------------	--------------

PCI_TRDY_L	NO TEST=TRUE
------------	--------------

PCI_DEVSEL_L	NO TEST=TRUE
--------------	--------------

PCI_STOP_L	NO TEST=TRUE
------------	--------------

PCI_PERR_L	NO TEST=TRUE
------------	--------------

PCI_SERR_L	NO TEST=TRUE
------------	--------------


PCI_NECUSB_REQ_L	NO TEST=TRUE
------------------	--------------

PCI_NECUSB_GNT_L	NO TEST=TRUE
------------------	--------------

PCI_NECUSB_INT_L	NO TEST=TRUE
------------------	--------------

PCI_CLKRUN_L	NO TEST=TRUE
--------------	--------------

PCI_RESET_L	NO TEST=TRUE
-------------	--------------

SYNC MASTER=MASTER		SYNC DATE=N/A			
PAGE TITLE					
J59 ICT/FCT					
 Apple Inc.		DRAWING NUMBER	051-8774		
		REVISION	C.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	110 OF 110		
		SHEET	48 OF 48		